





Ara: A RISC-V Vector Co-Processor for CVA6



**ETH Zurich** 

Luca Bertaccini

lbertaccini@iis.ee.ethz.ch








# Why Vector Co-Processors?




#### SCALAR CORE

- One instruction one operation
  - Higher I-MEM power consumption
- Either memory or compute operation each cycle on single-issue cores (CVA6)
  - Lower FPU/ALU utilization
- Scalar register file → small
  - Lower data reuse Higher D-MEM traffic



#### **VECTOR CORE**

- One instruction many operations
  - Lower I-MEM power consumption
- Concurrent memory and compute operations
  - Higher FPU/ALU utilization
- Vector register file → large
  - Higher data reuse Lower D-MEM traffic
  - Programmable vector length (more flexible than SIMD)







#### Based on the RISC-V RVV ISA

2015

PU

- Early draft in 2015
- Years of refinement. It was ratified in 2021.
- Known programming model
- Add new VRF with parametrizable size
- Huge and comprehensive ISA (+300 instructions)
  - VRF setup instructions (VL, element width, ...)
  - Arithmetic instructions (int, fixpt, fp)
  - Memory operations (unit-stride, strided, indexed)
  - Predicated execution (masks)
  - Permutation instructions (slide, reorder)
  - Vector length agnostic High reusability!

RVV 0.5 proposal

**RVV 0.6** 

**RVV 0.7** 

**RVV 0.8** 

**RVV 0.9** 

RVV 1.0 ratified

2021






# Ara - PULP Application-Class Vector Processor



- CVA6 + Ara: RV64GCV
- CVA6
  - Access to I-MEM
  - Non-speculative V Dispatch
- Ara
  - Private VLSU (vload + vstore)
  - Slide Unit (permutations)
  - Mask Unit (predication)
  - Lanes (computation + VRF)








# Ara System – The Lane



- Computational heart
  - One 64-bit SIMD FPU/lane
  - One 64-bit SIMD ALU/lane
- Ara default VRF: 4 KiB \* #Lanes
  - 32 Vector Register
  - Vector Register can be merged
  - Split among the lanes
- Keep a chunk of the VRF
  - Eight 1R/W SRAM Banks
- Maximize locality
  - Element 0 remains in lane 0
  - Minimize inter-lane communication
- VRF in-lane reads/writes



4 Lanes: 8 DP-FLOP/Cycle – 16 SP-FLOP/Cycle!






#### Ara on the Benchmark



- Up to 32 DP-FLOP/cycle
  - With 16 Lanes
- FP-matmul
  - A[N][N] \* B[N][N]
  - X-axis: Matrix Size N
  - Always computation-bound
- Longer vector, better performance
  - Amortize setup time for V instruction
  - Amortize CVA6 + \$ non-idealities
- For large problem sizes Ara achieves close-to-ideal FPU utilization






Longer buffered vector






# Yun: Silicon Implementation





- Ara has been taped-out in the YUN chip
  - CVA6 + 4-lane ARA + Memory + Peripherals
- 6mm<sup>2</sup> chip in 65nm technology
  - Maximum frequency at 1.2V → 280MHz










- Multi-Precision SIMD IPUs and FPUs
  - SIMD IPU: from 8-bit to 64-bit elements
  - SIMD **FPU**: from **32**-bit to **64**-bit elements










- Multi-Precision SIMD IPUs and FPUs
  - SIMD IPU: from 8-bit to 64-bit elements
  - SIMD **FPU**: from **32**-bit to **64**-bit elements










- Multi-Precision SIMD IPUs and FPUs
  - SIMD IPU: from 8-bit to 64-bit elements
  - SIMD **FPU**: from **32**-bit to **64**-bit elements










- Multi-Precision SIMD IPUs and FPUs
  - SIMD IPU: from 8-bit to 64-bit elements
  - SIMD **FPU**: from **32**-bit to **64**-bit elements








# Yun: Energy Efficiency vs. Performance





- Multi-precision support 8-64b integer + 32-64b floating-point support
- Up to 100 GOPS/W @ int8





## Ara is Available Open-Source!



- Available open-source on GitHub
  - RTL
  - C applications
  - Testbenches
- Exhaustive README covering details on how to compile applications with LLVM and run RTL simulations with Verilator

github.com/pulp-platform/ara







## Ara: Next Steps



- Ara + MMU for OS support
- Ara scale-up (increasing lane count)
- Support for matrix instructions
- Microscaling (low-precision FP) formats





# Spatz: A Compact and Efficient Vector Processor



• Check out also Ara's little sibling: **Spatz** 

 Spatz is a compact and efficient vector processor based on a subset of the RVV extension

github.com/pulp-platform/spatz







# Ara is Available Open-Source!



